Show HN: Running PrismML's Bonsai inside DRAM by breaking DDR4 timing rules

A researcher proposes a new hardware architecture, CaSA, that performs ternary LLM inference directly inside COTS DRAM, bypassing the memory bus, to improve AI model execution on edge devices.