SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor
RISC-VVector ProcessorHardware ArchitectureComputer Science
Author: Jimmc414
Date: 7/22/2026
Article Summary:
This paper presents SEAM-V, a hybrid-decoupled vector execution architecture for RISC-V, aimed at improving sustained vector throughput.